Abstract -We report on the quantitative estimates of various metrics of performance for β-Ga 2 O 3 -based high electron mobility transistors (HEMTs) for RF and power applications and compare them with III-nitride devices. Device parameters such as electron velocity and current density are estimated based on an optical phonon model reported earlier. 2-D simulation using an appropriate velocity-field relationship was employed to study the device characteristics and to assess the RF performance. It is found that despite a lower cutoff frequency, β-Ga 2 O 0 HEMTs are likely to provide higher RF output power compared to GaN HEMTs in the low-frequency regime. However, the thermal resistance (TR) and the channel temperature of β-Ga 2 O 3 HEMTs are expected to be significantly higher than those of GaN HEMTs which will pose serious limitations on heat dissipation. β-Ga 2 O 3 modulation doped field effect transistor on extremely thinned substrates will have similar TR s as compared to GaN devices on GaN substrates. The cutoff frequency was found to drop by 50% as the power dissipation increases from 1 to 7 W/mm. On the other hand, for estimates of dc power switching performance, we estimate the net losses as a function of device periphery and find that ∼ 8×-10× lower electron mobility in Ga 2 O 3 devices compared to that in AlGaN/GaN HEMTs will limit its dc switching as well as its ON-state performance in terms of efficiency, loss, and current carrying capability although the blocking voltage can be much higher than in GaN.
. A higher critical field (8 MV/cm) due to a large bandgap (4.6-4.9 eV) enables it to outperform the more matured GaNhigh electron mobility transistors (HEMTs) in terms of the breakdown field (E max ) [2] , and hence the blocking voltage (V br ). Besides, the ability to grow single crystal The authors are with the Centre for Nano Science and Engineering (CeNSE), Indian Institute of Science (IISc), Bengaluru 560012, India (e-mail: sandeepku@iisc.ac.in; digbijoy@iisc.ac.in).
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bulk β-Ga 2 O 3 wafers [2] provides it with an edge over GaN technology in terms of material quality and economy of scale. Also, GaN and β−Ga 2 O 3 are major stakeholders in the field of high-performance UV-photodetectors [3] , [4] . More recently, β-Ga 2 O 3 -based modulation-doped field effect transistors (MOSFETs) or HEMTs have been reported [5] , [6] with a 2-dimensional electron gas (2-DEG) at the (Al x Ga 1−x ) 2 O 3 /Ga 2 O 3 interface as opposed to the more widely studied MOSFETs with a thicker, doped channel region. With recent reports predicting quite a low mobility (∼200 cm 2 /Vs) [7] and reasonably high velocity (∼1.5 × 10 7 cm/s) [8] for electrons in β-Ga 2 O 3 FETs, a careful and quantitative comparison between GaN (electron velocity ∼2 × 10 7 cm/s [9] ) and β-Ga 2 O 3 HEMTs in terms of their performance metrics for RF and dc power switching applications needs to be done to assess the promises and challenges of these wide bandgap devices.
II. LIMITS TO RF PERFORMANCE
It is necessary to estimate the 2-DEG density achievable in a β-Ga 2 O 3 HEMT in the context of assessing its high-speed and RF performance. Due to the absence of polarization in it, unlike in wurtzite III-nitrides, delta (modulation) doping of the barrier layer is quintessential for achieving 2-DEG at the (Al x Ga 1−x ) 2 O 3 /Ga 2 O 3 interface, as has been reported in [5] . It is thus realistic to keep the Al-composition "x" in the (Al x Ga 1−x ) 2 O 3 barrier layer low (x < 0.40), because doping (Al x Ga 1−x ) 2 O 3 with higher Al-compositions becomes increasingly challenging. Fig. 1(a) shows the energy band diagram of a HEMT obtained by using a 1-D SchrodingerPoisson Equation solver [10] for an 8-nm (Al 0.3 Ga 0.7 ) 2 O 3 barrier layer [11] that gives ∼5 × 10 12 cm −2 of 2-DEG density. It should be noted that achieving charge densities of ∼10 13 cm −2 or above using modulation doping of a thin (Al 0.3 Ga 0.7 ) 2 O 3 barrier is expected to be quite challenging. Various materials parameters are taken from [5] .
We invoke a polar local oscillator (LO) phonon-based model for the electron velocity reported for GaN HEMTs in [12] and extend it to estimate the transport properties of highly scaled transistors in Ga 2 O 3 . The model is based on the premise that for highly scaled devices, the quasiFermi level difference between the forward injected and backscattered electrons is locked at the optical phonon energy (E op ∼92 meV for GaN). The effective mass of electrons in Ga 2 O 3 is 0.23-0.28m 0 , which is 15%-40% higher compared to that in GaN (0.20m 0 ) [13] . The LO phonon energy in Ga 2 O 3 (E op ∼43-48 meV) is nearly half of that in GaN.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. However, the Fröhlich coupling constant, which indicates the strength of the electron-LO phonon interaction, is nearly 3× stronger in Ga 2 O 3 than in GaN, as reported in [13] . This is primarily due to a large difference in the static and high-frequency dielectric constants for Ga 2 O 3 compared to GaN. It is noteworthy that the mean free path of energetic electrons emitting optical phonons in Ga 2 O 3 is λ op ∼ a B * ε ∞ /(ε 0 −ε ∞ ) = 9 nm, which is of the same order of magnitude as (∼3.5 nm) in GaN and is much shorter than in other III-V materials such as GaAs (∼60 nm). Here, a B is the Bohr radius and ε 0 and ε ∞ are the static and high-frequency dielectric constants, respectively. Based on these parameters, we extend the above-mentioned GaN HEMT model [12] to estimate the current density and the carrier velocity in highly scaled Ga 2 O 3 HEMTs.
The pf 2 limit (Johnson Figure of Merit) given by V br f T ≤ E max v eff /π is a critical figure of merit for RF power devices. To compare β-Ga 2 O 3 versus GaN HEMTs for their RF performance, we estimate the power-frequency (pf 2 ) limit, cutoff frequency ( f T ), and output power in this paper. Given that the effective mass of electrons in β-Ga 2 O 3 is 0.28m 0 [13] and the LO phonon energy (∼44 meV) [13] is about half of that for GaN, the current density achievable in β-Ga 2 O 3 devices is lower. This is a consequence of its low electron velocity, given by v eff ∼ ∂J/∂n s (neglecting intersubband scattering), which turns out to be about half of the velocity in GaN [inset of Fig. 1(a) ]. The peak v eff is ∼7 × 10 6 cm/s in β-Ga 2 O 3 which decreases as ∼1/ √ n s , as predicted by the LO phonon model. This decrease of v eff with n s explains the reduction of the cutoff frequency ( f T ) at higher charge densities for GaN HEMTs. Thus, β-Ga 2 O 3 HEMTs enjoy only marginal superiority over GaN in terms of pf 2 limit [ Fig. 1(b) ]. However, if the bulk electron saturation velocity v sat ∼1.5 × 10 7 cm/s [8] is assumed, then β-Ga 2 O 3 HEMTs appreciably outperform their GaN counterparts. Recently, the measured electron velocity was found to be ∼1.1 × 10 7 cm/s [14] in (Al x Ga 1−x ) 2 O 3 /Ga 2 O 3 modulation doped field effect transistors (MODFETs) which is close to the electron velocity estimated using Monte Carlo simulations [8] . The values of E max used for pf 2 characteristics [ Fig. 1(b) ] were 8 and 3 MV/cm for Ga 2 O 3 and GaN, respectively. We use the v eff estimated from the LO phonon model in this paper.
To estimate the maximum achievable f T , we consider a highly scaled HEMT with a gate length (L) of 50 nm such that the intrinsic delay is given by L/v eff . Considering the aspect ratio, such a device requires a barrier layer no thicker than t barrier = 6-8 nm [11] [ Fig. 1(a) ]. The intrinsic f T (Fig. 2) , which follows the trend of v eff with respect to n s , is found to exhibit a maximum of 210 GHz for β-Ga 2 O 3 HEMTs. It is substantially lower than 466 GHz predicted for GaN by this model which matches well with experimental reports with L g = 30 nm [11] . The extrinsic delay may be estimated by calculating the total delay as: used for both GaN and Ga 2 O 3 because of similar values of dielectric constant for both GaN and Ga 2 O 3 besides an identical gate design. However, the large difference in 2-DEG concentrations in the access region may result in a different C gd which is ignored here. The extrinsic f t of Ga 2 O 3 HEMTs hardly reaches ∼100 GHz (Fig. 2 ), indicating that they cannot match the high-speed performance of their GaN counterparts. The drain delay was excluded while calculating the total extrinsic delay. The drain delay (τ d = w/(αv eff )) [19] becomes significant for lower gate length devices, as τ d /τ g (= w/(αL g )) becomes larger with smaller gate lengths. Here, w is the depletion width, α = ∼2−3 (image charge parameter). Hence, the inclusion of drain delay should bring down the cutoff frequency further for both the Ga 2 O 3 and GaN technologies.
β-Ga 2 O 3 HEMTs can be expected to deliver an acceptable RF output power only in S-, L-, C-and X-bands, given that their realistic cutoff frequencies will not be more than 100 GHz at room temperature. The cutoff frequency can be increased if contact and access region resistances are minimized further, but in its present form, f t ∼100 GHz seems achievable.
The 2-D device simulation (using Silvaco ATLAS [20] ) was employed to evaluate the dc and RF characteristics of the device. Several materials parameters were taken from [5] . The total conduction band (N C ) and the valence band (N V ) densities of states are 3.6 × 10 18 and 2.86 × 10 20 cm −3 for Ga 2 O 3 and 4.4 × 10 18 and 3.1 × 10 18 cm −3 for (Al .3 Ga .7 ) 2 O 3 , respectively. These densities of states were calculated by using the electron and hole effective masses from [21] , [22] . The nonlinear relation of the electron velocity and the electric field for Ga 2 O 3 from [8] was used for the TCAD-simulation. Buffer traps at E C − E T = 0.82 and 4.4 eV [23] and a trap density of 1 × 10 17 cm −3 were considered to get a reasonably good saturation current behavior. The contact resistance of ohmic contacts was taken to be 1.5 -mm [17] .
The simulated device structure consists of a barrier of 8 nm (2-nm spacer, 3-nm delta-doped (8 × 10 19 cm −2 ), and 3-nm undoped cap) and a channel of 100 nm (n-type, 10 15 cm −2 ). The simulated energy band diagram is shown in Fig. 3 , which yields a 2-DEG concentration of 4.6 × 10 12 cm −2 . In the simulation, the device access regions (l gs = 0.25 μm and l gd = 1 μm) were kept fixed, while the gate length was varied from 50 to 500 nm.
The transfer characteristics of MODFETs are shown in Fig. 4 (a) in both log and linear scales. The ON/OFF ratio was found to be >10 11 for the device with a gate length of 250 nm. Transconductance (g m ) versus V g characteristics are also shown in Fig. 4(a) and a maximum g m of 225 mS/mm was obtained. The output characteristics are shown in Fig. 4(b) . A saturation current of ∼225 mA/mm was estimated at V g = 0.5 V, which is substantially higher than the experimentally observed current densities [5] , [24] in modulation-doped Ga 2 O 3 -based MODFETs. This variation can be attributed to the source-drain contact resistance, the access resistance, and the gate length. The simulated I -V characteristics did not account for the thermal effects. So, it depicts the maximum achievable drain current. However, if thermal effects are accounted for, then at 250 • C, the output current is expected to drop by approximately 50% of the value of room temperature current, as experimentally reported in [30] .
Small signal simulations were done to estimate the f T of the device. The dc-bias condition for small signal simulations was set to V G = 0.5 V and V D = 10 V corresponding to the maxima of g m . The f T was found to vary from 74 to 13 GHz corresponding to a range of gate lengths from Cutoff frequency for different gate length devices, without considering the channel temperature.
50 to 500 nm (Fig. 5) . The estimated f T using the 2-D TCAD simulation was in agreement with the analytically estimated values.
Assuming a continuous wave (CW) operation in Class-A, the output power of a transistor may be written as:
Here, V br (breakdown voltage) is typically ∼100 V (1 MV/cm) for RF GaN HEMTs (L gd = 1μm), as widely reported [25] for C-and X-bands. For the same L gd , Ga 2 O 3 MODFETs can be biased at 380 V (considering an experimentally obtained breakdown field of 3.8 MV/cm [24] ). The saturation current density for typical RF GaN HEMTs is ∼1 A/mm, while the estimated saturation current for Ga 2 O 3 MODFETs is ∼225 mA/mm. Neglecting V knee as V br >> V Knee , the ratio of output power (P out Ga 2 O 3 /P out GaN) comes out to be ∼0.9. The same ratio reduces to 0.6 if the theoretically estimated breakdown fields (3 MV/cm for GaN and 8 MV/cm for Ga 2 O 3 ) are considered. The ratio suggests that the power performances of both technologies will remain the same. The longer ON-state operation of RF devices for power amplification results in channel heating. Being a low thermal conductivity material, the estimate of the channel temperature in Ga 2 O 3 devices becomes important.
III. THERMAL RESISTANCE AND
CHANNEL TEMPERATURE The high power dissipation in HEMTs necessitates semiconductors with high thermal conductivity to be used (as a channel and/or as a substrate) for efficient transfer of the dissipated heat. Herein lies the key to the promise (or the lack thereof) for Ga 2 O 3 -based RF transistors due to the fact that the thermal conductivity of Ga 2 O 3 is at least ten times lower than that of GaN. The RF device performance, which depends critically on the heat dissipation, will be affected by the thermal conductivity of both the active (channel) layer and the substrate on which it is grown. So, the thermal resistance (TR) and the channel temperature of the HEMTs grown (or transferred) on different substrates need to be estimated. The model employed to calculate the TR is discussed in [26] , and it is being introduced here in brief. In this model, heat can be transferred only through the substrate which is the case for most of the heat sinks arrangements for practical purposes. 6 . Schematic of the device model used for TR calculation [26] . 1-μm GaN and Ga 2 O 3 were considered as channels. SiC, GaN, sapphire, and Ga 2 O 3 were considered as substrates. Fig. 7 . TR of the stack as a function of substrate thickness (SiC, GaN, sapphire, and Ga 2 O 3 ). Data points shown as stars are without substrates; only the channel thickness (1 μm) was considered.
A schematic of the device model used for TR calculation is shown in Fig. 6 . The investigated device has a gate length (L) of 250 nm, a gate width (W ) of 100 μm, and a gate pitch (G p ) of 50 μm. For a constant channel thickness (= 1μm, for both GaN and Ga 2 O 3 HEMTs), TRs of devices were estimated by varying the substrate thickness (SiC/GaN/Sapphire/Ga 2 O 3 ). The TR was calculated separately for the channel and the substrate region and the total TR was calculated by adding the two. The thermal conductivity values used for GaN, Ga 2 O 3 , SiC, and Sapphire were 150, 20, 330, and 35 W/m-K, respectively [26] , [27] . The TRs of devices grown on different substrates are shown in Fig. 7 . The high thermal conductivity of SiC gives an obvious advantage over other substrates in terms of low TR. The significantly higher TR for Ga 2 O 3 -based devices, even for the one with only 1-μm-thick channel without any substrate, is obvious. The estimated TR was used to calculate the channel temperature of HEMTs.
Most of the practical applications demand an output power of ∼10 W/mm for RF HEMTs in the C-band, for instance. Assuming Class A operation, the same amount of power as output power gets dissipated as heat. The channel temperature under such heat dissipation can be expressed as: T = P d * TR + T room , where P d is the dissipated power, TR is the thermal resistance, and T room is the room temperature. For instance, 1 W of power will get dissipated for a device having a gate width of 100 μm for P out of 10 W/mm. The channel temperatures of Ga 2 O 3 , as well as GaN HEMTs grown on various thickness substrates, are shown in Fig. 8 . Figs. 7 and 8 appear similar because the channel temperature is 25 • C higher than the TR times the power dissipation. The net power dissipation was 1 W for devices with a width of 0.1 mm which resulted in a channel temperature of 25 • C + TR * 1. As can be observed, the channel temperature of GaN HEMT on SiC is expected to reach a temperature of 160 • C for a 350-μm-thick substrate which is found to be in agreement with experimentally measured values [26] , [28] . GaN HEMTs on GaN substrates have significantly higher channel temperatures (255 • C for 350-μm-thick GaN substrates) compared to GaN HEMTs grown on SiC. The thermal condition becomes worse for the Ga 2 O 3 device with the channel temperature reaching 836 • C and 1161 • C for even 50-μm-thick sapphire and Ga 2 O 3 substrates, respectively, for 10 W/mm. The substantially low thermal conductivity of Ga 2 O 3 results in an extremely high TR (259 • C/W, Fig. 7 , shown as violet star) even for 1-μm-thick Ga 2 O 3 , which leads to a channel temperature of 284 • C (Fig. 8, shown as star) . It is to be noted that GaN HEMTs on Si substrates will have similar thermal performances as those of GaN HEMTs on GaN substrates as the thermal conductivity of GaN (150 W/m-K) is close to Si (157 W/m-K). Under these conditions, it will appear challenging for Ga 2 O 3 lateral FETs to be useful for practical RF power amplification. This is also observable from the channel temperature versus output RF power (Class-A operation) as plotted in Fig. 9 for both GaN and Ga 2 O 3 HEMTs. A significant rise in the channel temperature can be expected with an increase in RF output power. The channel temperature remains <160 • C for GaN on SiC (350 μm) and <255 • C for GaN on GaN (350 μm) while delivering 10 W/mm of power. If safe operation of the HEMT is defined for the channel temperature <200 • C, then Ga 2 O 3 (1 μm) could be used to deliver <7 W/mm of RF power. Ga 2 O 3 HEMTs on sapphire (350 μm) or Ga 2 O 3 (350 μm) may be able to deliver <2 W/mm of RF power under the safe operation conditions defined above. Recently, the channel temperature of Ga 2 O 3 FETs was measured for a device operating at Fig. 9 . Channel temperature as a function of output power for devices on SiC, GaN, sapphire, and Ga 2 O 3 substrates. Data points shown as stars are without substrates, only the channel thickness (1 μm) was considered. Experimentally obtained channel temperatures are also shown for ∼2 W/mm of power dissipation [29] , [30] .
∼2 W/mm (dc bias condition). The channel temperature in these reports was in the range of 175 • C-210 • C [29] , [30] , which is in the agreement with what we report here (Fig. 9) .
As the channel temperature was found to increase significantly with dissipated power, the device performance was estimated at higher temperatures (> room temperature). The temperature-dependent low-field mobility was used to evaluate the cutoff frequency characteristics of devices at different operating temperatures [13] . The experimentally reported temperature-dependent mobility [13] was fit using an exponentially decaying expression [1676 * exp (−T /113.6) + 38.5], where T is the simulation temperature, shown as an inset to Fig. 10(a) , and this polynomial expression was used to evaluate the low field electron mobility at higher temperatures in a device simulator.
Cutoff frequencies corresponding to different output RF power levels of the AlGaO/GaO FET (with 1-μm channel) are shown in Fig. 10(b) . The cutoff frequency drops from 28 to 15 GHz as the dissipated power increases from 1 to 7 W/mm. The increase in dissipated power resulted in a decrease in the cutoff frequency by 50%. The decrease in the cutoff frequency at higher temperatures should be attributed to the increased access region resistances due to decreased electron mobility at higher temperatures. The decrease in the cutoff frequency with increased temperature can be mitigated for highly scaled devices with almost no access region, as in these kinds of devices, the carriers should flow with a velocity of ∼ v sat (Ballistic transport).
The 3-D temperature profile was also simulated using Silvaco TCAD tool [20] for a power dissipation of 2 W/mm. The bottom plane of the structure is considered at room temperature (300 K) as the boundary condition for electrothermal simulation. The considered device stack was 1 μm thick. A simulation domain much larger than the device size was considered for the simulation to avoid overestimation of the device temperature. A 25-μm-long drain and source contact was considered along with a 5-μm-wide mesa etched region. The temperature profile of the device cross section is shown in Fig. 11 . The peak channel temperature was found to be 87 • C at the gate edge toward the drain side for a power dissipation of 2 W/mm. The generation of a hot spot should be attributed to the occurrence of electron velocity saturation at the gate edge toward the drain. The peak temperature from 3-D Silvaco simulation was found to be in agreement with analytically estimated values (Fig. 9) . The slight differences (∼10 • C) could be attributed to the different simulation environment/tools used.
IV. LIMITS TO DC POWER SWITCHING PERFORMANCE
The promise of β-Ga 2 O 3 lies primarily in the OFF-state of a power switch because it can support a ∼3× higher field than in GaN. Furthermore, breakdown fields in β-Ga 2 O 3 can reach ideal limits due to lattice matched epitaxial layers and minimal dislocations. However, the ON-state of a switch, which is equally critical, is often ignored in any discussion of β-Ga 2 O 3 devices. Neglecting the OFF-state leakage, the net power dissipation in a transistor switch is contributed by the ON-state conduction loss (due to finite ON-resistance) and the switching loss due to the charging and discharging of capacitance. The model used to quantify these losses is discussed in detail in [31] . The width (W = K I ON /I max ) of the device was calculated as a function of K (I ON = 30 A) to minimize the power loss in the device, whereas the length (Lgd = S V OFF /E C , E C = 3 MV/cm for GaN, E C = 8 MV/cm for Ga 2 O 3 ) of the device was set to block 1.2 kV in the OFF-state with a hard breakdown of 1.8 KV by setting S = 1.5.
(in Amp per unit length) was calculated using the optical phonon frequency (ω op ). The ON-resistance (R ON = R sh L gd /W) of the power HEMT device is dominated by the gate-drain access resistance; hence, the source/drain contact resistance and the channel resistances were ignored. Here, R sh = 1/(qμn s ) is the sheet resistance of 2-DEG and μ is the mobility which is estimated to be ∼100-120 cm 2 /Vs [1] , [13] (μ GaN = 1500) for the designs proposed in this paper. This is based on LO phonon and remote ionized impurity scattering (due to delta doping). The dc power dissipation can be written as DI 2 ON R ON for a duty cycle of D. The switching loss can be expressed in terms of device dimension and switching frequency ( f sw ) as V OFF qnsX d W f sw, where X d = V OFF /E C . The net power dissipation (P D ) and the power dissipation density (P DD ) can be written as Fig. 12(a) . shows efficiency versus K for both GaN and Ga 2 O 3 HEMTs. The estimated efficiency remains above 99.5% for K < 30. The larger value of K corresponds to significantly large periphery devices as W ∝ K , and these limitations are discussed next. Fig. 12(b) . compares the P D and P DD of Ga 2 O 3 and GaN for 30 A, 1.2-kV devices switched at 500 kHz. As K is varied, P D attains a minimum at K = 3.5 (W = 76 mm) for GaN and at K ∼ 1.3 (W = 363 mm) for Ga 2 O 3 . The larger periphery requirement for the Ga 2 O 3 device for the same power rating results from its much lower mobility. These minimum P D values correspond to P DD of ∼1000 W/cm 2 for both GaN and Ga 2 O 3 , while with increasing K (∝ W ), the dissipation density saturates to 650-W/cm 2 although the net power dissipation increases. Based on the results obtained in this paper, the devices can be designed for: 1) minimum P D or 2) minimum (saturated) P DD . The minimum P D region leads to a P DD of 1000 W/cm 2 . The ratio of minimum dissipated power to the device width (in W/mm) can be used to check the channel temperature of the device using Fig. 9 . This ratio turns out to be 0.084 and 0.016 W/mm for GaN and Ga 2 O 3 devices. So, under this power dissipation constraints, channel heating will not be an issue. The estimated device periphery for Ga 2 O 3 and GaN devices was ∼2153 mm (K = 7.7) and ∼611 mm (K = 28), respectively, in the P DD saturation region. In this paper, we estimate the gate width for the 30 A GaN HEMT to be in the range of 76 mm (P D minimum) to 611 mm (P DD saturation), which agree well with the experimentally reported gate widths of 200-300 mm for a current range of 20-60 A [33] , [34] . For a duty cycle of 10%, the model predicts 100 W of power dissipation in GaN HEMTs, which is close to the experimental report (125 W) [32] . Thus, to achieve efficiency and power dissipation on a par with those of GaN HEMT, Ga 2 O 3 devices require a much larger periphery which is not surprising, given its significantly lower electron mobility.
Most of the reports comparing the Baliga Figure of Merit (BFOM) of Ga 2 O 3 with other semiconductors mention the electron mobility in Ga 2 O 3 to be 300 cm 2 /Vs, which is an overestimate given that theoretical estimates [13] put it at <200 cm 2 /Vs even considering the most favorable material and phonon properties. The practically achievable 2-DEG mobility in GaN HEMT is ∼2000 cm 2 /Vs which is underestimated as ∼1200 cm 2 /Vs in such comparisons. Thus, a realistic 10× difference in mobility (instead of the 4× difference highlighted in the literature) puts the BFOM ratio for Ga 2 O 3 /GaN as ∼1 to 2, which predicts that Ga 2 O 3 will barely enjoy any superiority over GaN in terms of power loss.
V. CONCLUSION
The theoretical limit to the performance of (Al x Ga 1−x ) 2 O 3 /Ga 2 O 3 HEMTs is quantitatively assessed in comparison to GaN-based HEMTs. By invoking an LO phonon model reported earlier, the f T and the output power are estimated for RF applications, while the efficiency and power dissipation are studied from the power switching point of view. β-Ga 2 O 3 HEMTs are promising for low-frequency, high-power RF devices but would require much wider periphery compared to GaN if used as a dc switch. The TR and the channel temperature of the β-Ga 2 O 3 HEMT and the GaN HEMT on various substrates are estimated. The channel temperature for both types of devices corresponding to a range of RF output power is estimated, and it gives the range of achievable output power under the safe operation of the device. 2-D-TCAD simulations were employed to estimate the dc and RF characteristics of the device at various output powers. The study reported here is only for β-Ga 2 O 3 HEMTs; for other phases such as ε-, α-, and γ -Ga 2 O 3 , the estimates could vary depending on the materials properties.
